

FIG. 1




FIG. 2




FIG. 3

Sw	INPUT	i1'	i2'	i3'	i4'	i5'	i6'
L	OUTPUT	i1	i2	i3	i4	i5	i6
H		i6	i5	i4	i3	i2	i1

FIG. 9




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6





FIG. 8

